PLL

Features

  • Ultra-Low Power Consumption – Industry-leading efficiency at just 1 µA/MHz, extending battery life in mobile and IoT applications with Wide output frequency of 96 to 512 MHz
  • Versatile Reference Support – Accepts 8 MHz – 32 MHz inputs, including standard frequencies like 19.2, 24, and 26 MHz, ensuring compatibility across various designs.
  • Ideal for High-Speed Applications – Perfect for MCU subsystems, wireless communication, networking, AI processors, and consumer electronics requiring precision timing

Target Applications: 22nm-Based Microprocessor Clock Generation

Advanced Microprocessors (General-Purpose & Embedded CPUs)

  • Drives core clock generation for high-performance and low-power processors used in mobile, edge computing, and AI SoCs.

DSPs & AI Accelerators

  • Delivers precise high-speed clocking for AI inference engines, signal processors, and matrix multiplication units.
  • Supports adaptive frequency tuning based on AI workload demands, optimizing power vs. performance trade-offs.
  • Enables low-latency, deterministic processing for real-time applications.

Microcontrollers & Edge Computing SoCs

  • Enables flexible, programmable clocking for power-sensitive IoT, industrial, and automotive MCUs.
  • Works seamlessly with low-power sleep states, allowing dynamic frequency changes based on real-time workloads.
  • Ensures clock stability across temperature variations, critical for automotive and industrial environments.

Overview

This Phase-Locked Loop (PLL) IP core is a fully integrated frequency synthesizer designed for on-chip clock generation and synchronization. It locks an on-chip oscillator to an external reference clock (ref clk), producing a stable, high-frequency output that is phase-aligned with the reference.

By continually adjusting its voltage-controlled oscillator (VCO) based on the phase difference between the reference and feedback signals, the PLL maintains a precise output frequency locked to the input. This IP is optimized for integration into modern System-on-Chip (SoC) designs, providing a compact, low-power solution for clock generation and frequency multiplication.

Key advantages include wide tuning range, with scalable power consumption with frequency, and ease of integration, enabling designers to replace discrete oscillators with a reliable on-silicon clock source.he RC Oscillator (RC OSC) in 22nm is a low-power, integrated clock generator designed for

Block Diagram